Cover Image

Digital hardware testing: transistor-level fault modeling and testing/

Main Author:	Rajsuman, Rochit
Format:	Book
Language:	English
Published:	Boston: Artech House, c1992
Series:	Artech House telecommunications library
Subjects:	Electronic digital computers > Circuits > Testing > Data processing Integrated circuits > Very large scale integration > Testing > Data processing Electric fault location

Similar Items

Digital hardware testing : transistor-level fault modeling and testing /
by: Rajsuman, Rochit
Published: (1992)

Digital circuit testing and testability/
by: Lala, Parag K., 1948-
Published: (1997)

VLSI fault modeling and testing techniques/
Published: (1993)

Iddq testing for CMOS VLSI/
by: Rajsuman, Rochit
Published: (1995)

High-level test synthesis of digital VLSI circuits/
by: Lee, Mike Tien-Chien
Published: (1997)

High-level test synthesis of digital VLSI circuits/
by: Lee, Mike Tien-Chien
Published: (1997)

High quality test pattern generation techniques for digital VLSI circuits/
by: Νεοφύτου, Στέλιος Ν.
Published: (2009)

Advanced research in VLSI : proceedings of the 1987 Stanford Conference /
Published: (1987)

Path delay fault testing for digital VLSI circuits using specialized binary decision diagrams/
by: Χρίστου, Κυριάκος Α.
Published: (2012)

13th IEEE VLSI Test Symposium : April 30-May 3, 1995, Princeton, New Jersey: proceedings /
Published: (1995)

Unified methods for VLSI simulation and test generation/
by: Cheng, Kwang-Ting, 1961-
Published: (1989)

Computer aided logical design with emphasis on VLSI /
by: Hill, Fredrick J.
Published: (1993)

Modeling and simulation of high speed VLSI interconnects/
Published: (1994)

Contemporary logic design /
by: Katz, Randy H., 1955-
Published: (2005)

Developments in integrated circuit testing/
Published: (1987)

Delay fault testing for VLSI circuits/
by: Krstic, Angela, 1965-
Published: (1998)

VLSI testing :digital and mixed analogue/digital techniques /
by: Hurst, S. L.
Published: (1998)

System-on-chip test architectures nanometer design for testability /
Published: (2008)

System-on-chip test architectures: nanometer design for testability/
Published: (2008)

Contemporary logic design /
by: Katz, Randy H., 1955-
Published: (2005)

Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits/
by: Bushnell, Michael L., 1950-
Published: (2004)

Essentials of electronic testing for digital, memory, and mixed signal VLSI circuits
by: Bushnell, Michael L. 1950-
Published: (2002)

LSI/VLSI testability design/
by: Tsui, Frank F.
Published: (1988)

Contemporary logic design /
by: Katz, Randy H., 1955-
Published: (1994)

Reasoning in Boolean networks: logic synthesis and verification using testing techniques/
by: Kunz, Wolfgang
Published: (1997)

Genetic algorithms for VLSI design, layout & test automation/
by: Mazumder, Pinaki
Published: (1999)

Multi-level simulation for VLSI design/
by: Hill, Dwight D.
Published: (1987)

Tutorial test generation for VLSI chips/
Published: (1988)

VLSI testing & validation techniques/
by: Reghbati, Hassan K., 1949-
Published: (1985)

Introduction to VLSI testing/
by: Feugate, Robert J., 1946-
Published: (1988)

Power-constrained testing of VLSI circuits/
by: Nicolici, Nicola
Published: (2003)

Introduction to parallel processing/
by: Codenotti, Bruno
Published: (1993)

A VLSI architecture for concurrent data structures/
by: Dally, William J.
Published: (1987)

VLSI design techniques for analog and digital circuits/
by: Geiger, Randall L.
Published: (1990)

Digital system design with LSI bit-slice logic/
by: Myers, Glenford J., 1946-
Published: (1980)

VLSI design of wavelet transform : analysis, architecture and design examples /
Published: (2007)

Serial-data computation/
by: Smith, Stewart G.
Published: (1988)

Silicon compilation/
Published: (1988)

Mixed analog-digital VLSI devices and technology/
by: Τσιβίδης, Γιάννης
Published: (2002)

Mixed analog-digital VLSI devices and technology
by: Tsividis, Yannis.
Published: (2002)

Cannot write session to /tmp/vufind_sessions/sess_v0f6oi70s67umgk44fhaacoie0