High-level test synthesis of digital VLSI circuits/
Main Author: | Lee, Mike Tien-Chien |
---|---|
Format: | Book |
Language: | English |
Published: |
Boston:
Artech House,
c1997
|
Series: | The Artech House solid-state technology library
|
Subjects: |
Similar Items
-
High-level test synthesis of digital VLSI circuits/
by: Lee, Mike Tien-Chien
Published: (1997) -
High quality test pattern generation techniques for digital VLSI circuits/
by: Νεοφύτου, Στέλιος Ν.
Published: (2009) -
Modeling and simulation of high speed VLSI interconnects/
Published: (1994) -
Unified methods for VLSI simulation and test generation/
by: Cheng, Kwang-Ting, 1961-
Published: (1989) -
13th IEEE VLSI Test Symposium : April 30-May 3, 1995, Princeton, New Jersey: proceedings /
Published: (1995)